

Features

- Layered LDPC decoder for 5G and WiFi (802.11n, 802.11ac, 802.11ax).
- 5Gbps 5G user-data throughput with a 1GHz clock. Lower throughput with associated area-reduction also supported.
- 2.4Gbps WiFi user-data throughput (e.g. NSTS=4, BW=80MHz) for single-user 802.11ax with a 1GHz clock.
- Efficient algorithms for high performance
 - offset min-sum algorithm
 - scaling to prevent bit-growth.
- Integrated handling of puncturing, shortening and repetitions.
- High bandwidth IO with double buffering to allow decode during IO.
- Configurable input bit-width.
- Pipelining options to support speed/area trade-off allowing optimal implementation on both ASIC and FPGA.

Deliverables

- RTL (VHDL/Verilog) block description and test harness with test vector files.
- C model and Octave/Matlab sim environment for generation of performance data and RTL verification vectors.
- Performance (BLER/BER/PER) data.
- User Guide and HW Integration Guide.

General Description

The LDPC decoder receives samples from the QAM demapper. The number of input samples read per clock-cycle may be varied from packet to packet, typically as a function of the number of bits in the QAM symbols. The best performance is obtained by positioning the mean level of the demapped bits at a point that offers the best balance between clipping and quantisation. The decoder automatically handles shortening, puncturing and combining of repetitions.

The decoder operates on Z bits in parallel to process one code macro cell per clock cycle.

The LDPC code is selected from pre-defined LUTs at the start of a packet and consists of a number of macro cells (e.g. 88 for WiFi) organised in rows. A complete decode iteration therefore takes numMacroCell active clock cycles but in the first iteration there is also a 'priming' delay due to the fact that the backward section lags the forward section by one row.

The forward and backward sections run in synchronisation but with a one row offset. The forward section 'accumulates' a check metric for the row and the backward section then uses this to create check responses and variable metrics. Each variable is 'used' several times in the code table so a complete iteration results in several updates of the variable metric, and a check response for each cell. The size of the variable metrics memory is the code size (n words) and the check response memory is numMacroCell words of $Z * \text{llrWidth}$ bits.

The check response is the key element of the decode algorithm. When a bit is used in a parity check equation it is possible to calculate its probable value based on the estimates of the other bits used in that equation. The check metric is just an intermediate number needed in the calculation of the check response.

Check metrics and responses are calculated using variable estimates called variable responses. For any given cell the variable response is the relevant variable metric with the check response subtracted out to ensure independence. Clearly variable estimates can be calculated on-the-fly and we do this in the forward section to create the check metric, however the data is also needed in the backward section to generate the check response ($\text{chkMetric} - \text{varResp}$) and so the required information is passed with a FIFO.

The block diagram illustrates the processing blocks and memories. Most layered LDPC decoder's are likely to appear similar at this high level, however most of the design effort is the refinement of the min-sum corrections, scaling method and scheduling strategies to produce an economic design that also performs well.

Licence

The licence is tiered to allow migration from a development licence to single or multiple use manufacturing licences. Support and Maintenance will be provided for 12 months in the form of clarifications about the product and bug-fixing as well as design enhancements.

The licence provides access to the technical information of the product and does not imply a licence from parties that may claim ownership of the technology, for example through patents. You will certainly need to investigate *Essential IPR* licensing requirements before making a product.

Full terms and conditions are provided with formal quotations.

Warranty

This deliverable provides a 5G multi-stream LDPC decoder with the capability to handle a 802.11n/ac/ax single user. It may be practically implemented on an FPGA or ASIC assuming high performance parts or processes. Naturally the performance of the decoder will be determined by your choice of process, clock speed and system level throughput.

Product Selector

The following table shows related products. Click the PDF icon to view the datasheets.

Code	Description	
LDPCDEC5GR	5G/WiFi LDPC Decoder	email
LDPCDEC11APR	802.11n/ac/ax Access point multi-user/core LDPC Decoder	email
LDPCENC11NR	802.11n/ac LDPC Encoder RTL IP	
LDPCDEC11NR	802.11n/ac LDPC Decoder RTL IP	
LDPCENCADR	802.11ad LDPC Encoder RTL IP	
LDPCDECADR	802.11ad LDPC Decoder RTL IP	
VITDEC11NR	802.11n/ac Viterbi Decoder RTL IP	
AESCRYPTO	AES Cryptography with CCM, and (optionally) CMAC and GCM	

About Blue Rum Consulting

Blue Rum Consulting is a UK limited company offering the services and products of Michael Rumsey, a Wireless ASIC engineer with 30 years of experience. You can find him on [linked-in](#) and the company web-site at www.bluerum.co.uk .